End Systems

1. Introduction
2. Fundamentals and design principles
3. Network architecture and topology
4. Network control and signalling
5. Network components
   5.1 links
   5.2 switches and routers
6. End systems
7. End-to-end protocols
8. Networked applications
9. Future directions

6.1. End system components
6.2. Protocols and OS software
6.3. End system organisation
6.4. Host–network interface
The communicating end systems are a critical component in end-to-end communications and must provide a low-latency, high-bandwidth path between the network interface and application memory.

End Systems have limited resources to be used by:
- applications
- inter-application communication

Protocol processing must not significantly interfere with applications themselves, and protocol benchmarks must consider this.

Optimisation of communications processing in the end system must not degrade the performance of the applications using the network.
6.1 End system components
   6.1.1 End system hardware
   6.1.2 End system software
   6.1.3 End system bottlenecks
   6.1.4 Traditional end system implementation
   6.1.5 Ideal end system implementation

6.2 Protocol and OS software
6.3 End system organisation
6.4 Host–network interface

End System Components

Hardware
End System Components

Software

- Applications
- Protocol Stack
- Operating System
  - memory management
  - process scheduler
  - I/O subsystem

End System Components Implementation

- Communication
  - handled as I/O
    - I/O mechanisms not optimised communication
  - transfer per packet
    - multiple per ADU
- Protocol implementation
  - process per layer
  - multiple copies of data
  - many context switches
End System Components
End System Bottlenecks

- **Systemic** elimination of bottlenecks is necessary
  - host organisation
  - operating system
  - memory subsystem
  - protocol stack
  - processor–memory interconnect

Systemic Elimination of End System Bottlenecks

The host organisation, processor–memory interconnect, memory subsystem, operating system, protocol stack, and host–network interface are all critical components in end system performance, and must be optimised in concert with one another.

End System Components
End System Bottlenecks

- More efficient protocol implementation
  - not process per layer
    - reduce context switches
    - reduce copies
  - don't treat communications like I/O

End System Layering Principle

Layered protocol architecture does not depend on a layered process implementation in the end system.
End System Components

Importance of Networking

- Importance of networking in the end system
  - networking should be considered a first class citizen
    - in system design
    - in performance specifications
    - in purchase decisions
      - what do users do with their PCs? Web surf, P2P file sharing.

End System Components

Protocol Constraints

- Widely deployed protocols are difficult to replace
  - important to optimise existing protocols
  - add backward-compatible enhancements for interoperability
- Replace with new protocols only when necessary

Optimise and Enhance Widely Deployed Protocols

The practical difficulty in replacing protocols widely deployed on end systems indicates that it is important to optimise existing protocol implementations and add backward-compatible enhancements, rather than only trying to replace them with new protocols.
Ideal End System Model

Bandwidth and Delay

- Data shifted directly between application memory
- But
  - non-trivial latency
    - processor can’t block
  - where to put data
  - channel not reliable
- Need transport protocol

Copy Minimisation Principle

**E-II.3**

*Data copying, or any operation that involves a separate sequential per byte touch of the data, should be avoided. In the ideal case, a host–network interface should be zero copy.*

End Systems

Protocol and OS Software

6.1 End system components
6.2 Protocol and OS software
  - 6.2.1 Protocol software
  - 6.2.2 Operating systems
  - 6.2.3 Protocol software optimisations
6.3 End system organisation
6.4 Host–network interface
Critical Path

- Critical path
  - operations required for data transfer
    - bottlenecks
  - operations that happen frequently have greater overall impact

Critical Path Principle

Optimise end system critical path protocol processing software and hardware, consisting of normal data path movement and the control functions on which it depends.

Protocol Processing Classes

- Data manipulation
  - Data movement (to/from network and intra-host)
  - bit error detection and correction
  - buffering for retransmission
  - encryption/decryption
  - presentation formatting (e.g. ASN.1 or XDR)

+ These functions are part of the critical path
Protocol and OS Software

Protocol Processing Classes

- Transfer control
  - flow and congestion control
  - lost and mis-sequenced packet detection
  - acknowledgements
  - multiplexing/demultiplexing flows
  - time stamping and clock recovery of real-time packets
  - formatting
    - framing/delineation
    - encapsulation/decapsulation
    - fragmentation/reassembly
  - These functions *may* be part of the critical path
    - analysis is needed to determine dependency

- Asynchronous control
  - connection setup and modification
  - per connection granularity flow and congestion control
  - routing algorithms and link state updates
  - session control
  - These functions are not part of the critical path
Context Switch Avoidance

- Context switches
  - transmission of packets
  - process per layer
- Avoidance
  - thread per layer
  - ILP

Context Switch Avoidance

The number of context switches should be minimised, and approach one per application data unit.

Interrupt vs. Polling

Interrupts provide the ability to react to asynchronous events, but are expensive operations. Polling can be used when a protocol has knowledge of when information arrives.
User state
- unprivileged
- significant overhead
  - authorisation
  - parameter checks
  - context switch

Kernel: trusted

User/Kernel Crossing Avoidance
The number of user space calls to the kernel should be minimised due to the overhead of authorisation and security checks, the copying of buffers, and the inability to directly invoke needed kernel functions.

Virtual memory
- translates addresses
- avoids user ↔ kernel copy
  - map both to same

Avoid Data Copies by Remapping
Use memory and buffer remapping techniques to avoid the overhead of copying and moving blocks of data.
Protocol and OS Software

Resource Reservation

- Application-to-application QoS requires
  - network over-provisioning or reservations
  - end system over-capacity or reservations
    - CPU cycles
    - memory
    - bus or interconnect bandwidth

Path Protection Corollary E-II.2

In a resource constrained host, mechanisms must exist to reserve processing and memory resources needed to provide the high-performance path between application memory and the network interface and to support the required rate of protocol processing.

Protocol and OS Software

Optimisations: Protocol Bypass

- Protocol bypass
  - critical path optimisation
  - receive and send bypass
    - data manipulation
    - critical transfer control
    - shared data with stack
  - normal protocol stack
    - non-critical path
Protocol and OS Software

Optimisations: Integrated Layer Processing

- Operations in single ILP loop
  - software or hardware
- Avoids overhead
  - inter process or thread
  - eliminates copy
- Side effects
  - big cache miss penalty

ILP Principle

All passes over the protocol data units (including layer encapsulations/decapsulations) that take place in a particular component of the end system (CPU, network processor, or network interface hardware) should be done at the same time.
End System Organisation

Host Interconnects

- PIO
  - via CPU
  - 2 bus transfers
- DMA reduces contention
- Separate P–M and I/O bus helps isolate I/O effects

Nonblocking Host Interconnects

- Scalable host-interconnects
  - when bus interconnects saturate
  - used in high-performance systems
  - crossbar: $O(n^2)$ good for small $n$
  - $n \log(n)$ for large $n$

Nonblocking Host–Network Interconnect

The interconnect between the end system memory and the network interface should be nonblocking, and not interfere with peripheral I/O, and CPU–memory data transfer.
End System Organisation
Nonblocking Host-Network Interconnects

- MIA – NP access to back end of memory
- IIA – NP direct access to P–M interconnect

End System Organisation
System Area Networks

- Unification of host interconnect and network:
  - bringing the network into the end system
  - spreading the end system across the network
- System (storage) area networks (SAN)
  - ideas based on 1960s/1970s mainframe architectures
  - switched inter-CPU and I/O communication
  - technologies
    - ESCON/FICON (enterprise systems / fiber connection)
      - originally extension of IBM sys/370, sys/390 channels
    - FC switching: fibre channel
    - IBA: InfiniBand architecture
End System Organisation

Example 6.1 InfiniBand Architecture

- Infiniband SAN
- Communications architecture for:
  - IPC: HCA – host channel adapter
  - I/O: TCA – target channel adapter
- Switched interconnection
  - intra-subnet switches
  - inter-subnet routers
End System Organisation

Parallel Host–Network Interfaces

- Limited value in uniprocessors
  - protocols don’t parallelise well
- Useful for NUMA systems
  - e.g. hypercubes

Nonuniform Memory Multiprocessor–Network Interconnect

Message passing multiprocessors need sufficient network interfaces to allow data to flow between the network and processor memory without interfering with the multiprocessing applications.
6.1 End system components
6.2 Protocol and OS software
6.3 End system organisation
6.4 Host–network interface
   6.4.1 Offloading of communication processing
   6.4.2 Network interface design

Host–Network Interface
Offloading Functionality

- Determine which functionality to implement in NI
  - trend in 1980’s to offload everything and put in hardware
  - but systemic analysis required
- Candidate processing to offload
  - best done between NI and memory
  - done efficiently in specialised hardware (esp. commodity)
  - places significant burden on host (e.g. per bit/byte)

Host–Network Interface Functional Partitioning and Assignment
Carefully determine what functionality should be implemented on the network interface rather than in end system software.
Host–Network Interface

Offloading Functionality

- Determine which functionality to implement in host
  - implementing in hardware may not increase performance
  - some processing should take place in host
    - ALF
    - part of ILP loop

Application Layer to Network Interface Synergy and Functional Division

Application and lower-layer data unit formats and control mechanisms should not interfere with one another, and the division of functionality between host software and the network interface should minimise this interference.

Host–Network Interface

Offloading TCP/IP Functionality

- Partial datapath offload to network interface
  - TCP segmentation offload / large send offload
    - large VMTUs (jumbograms) moved host ↔ network interface
  - TCP checksum offload
- TOE: TCP offload engines
  - datapath (partial) TOE
    - reduced copies or RDMA (remote DMA) for zero copy
    - only beneficial for long flows
  - full TOE
    - control and datapath
- Many emerging products: jury still out
  - reinvention of work done in late 1980s – early 1990s
Host–Network Interface
Functional Partitioning

- Functional partitioning
  - hardware
    - custom, ASIC, gate array
  - software
    - network processor, embedded controller

Network Interface Hardware Functional Partitioning

Carefully determine what functionality should be implemented in network interface custom hardware, rather than on an embedded controller. Packet interarrival time driven by packet size is a critical determinant of this decision.

NP Instruction Budgets

<table>
<thead>
<tr>
<th>size</th>
<th>1B</th>
<th>32B</th>
<th>128B</th>
<th>1kB</th>
</tr>
</thead>
<tbody>
<tr>
<td>rate</td>
<td>100MHz</td>
<td>1GHz</td>
<td>100MHz</td>
<td>1GHz</td>
</tr>
<tr>
<td>1 Mb/s</td>
<td>8µs</td>
<td>800</td>
<td>8000</td>
<td>250µs</td>
</tr>
<tr>
<td>10 Mb/s</td>
<td>800ns</td>
<td>80</td>
<td>800</td>
<td>250µs</td>
</tr>
<tr>
<td>100 Mb/s</td>
<td>80ns</td>
<td>8</td>
<td>80</td>
<td>250ns</td>
</tr>
<tr>
<td>1 Gb/s</td>
<td>8ns</td>
<td>8</td>
<td>8</td>
<td>250ns</td>
</tr>
<tr>
<td>10 Gb/s</td>
<td>800ps</td>
<td>0</td>
<td>0</td>
<td>25ns</td>
</tr>
</tbody>
</table>

25 August 2006 High-Speed Networking 6-39
Host–Network Interface

Design Parameters

- **Bandwidth**
  - line rate / 8 determines required clock frequency

- **Latency**
  - latency budget needed by application
    - interactive ≈ 100 ms
    - real time process control significantly lower
  - fraction of end-to-end latency
    - LAN ≈ 10 µs for 1 km diameter

- **Granularity**
  - pipeline major cycle and buffer size
Host–Network Interface
Network Interface Design

- Receive pipeline

- Transmit pipeline

Host–Network Interface
High-Speed Encryption

- Cipher types
  - stream: bit stream
  - block

- Encryption modes
  - ECB electronic codebook – single block
  - CBC cipher block chaining – parallelisation possible with mux
  - CFB cipher feedback
  - OFB output feedback
  - CTR counter – fully parallelisable since blocks independent
Host–Network Interface

High-Speed Encryption

- Desirable characteristics
  - pipelinable: no feedback dependencies
    - loop unrolling for multiple encryption rounds
  - parallelisable: no interblock dependencies
    - CTR mode only needs block id

- Challenges
  - maintaining cryptographic synchronization
  - out-of-band block-id for CTR mode

Critical Path Optimisation of Security Operations

Encryption and per packet authentication operations must be optimised for the critical path.

Encryption functions $f$

- $n$ pipeline stage delays over $b$ blocks (parallel speedup)
Example 7.10 Advanced Encryption Standard

- AES: advanced encryption standard [NIST FIPS-197]
  - replacement for DES for commercial/consumer encryption
- Rijndael algorithm chosen by competition
  - high-speed implementation was one criteria
- Designed for high-performance implementation
  - pipelinable rounds
  - parallelisable in CTR mode

Example 6.2 AES Encryption Round

- S: substitute bytes (table)
- \( \text{\textcopyright} \): shift rows (permute)
- \( \text{\textcopyright} \): mix columns (matrix \( \times \))
- \( \oplus \): add (xor) round key \( w \)
Host–Network Interface

Example 6.2 AES Encryption

- 128b blocks
- 128/192/256b key $k$ expanded to 1408/1664/1920b round key $w$; 128b/round
- 10/12/14 reversible encryption rounds
- fully pipelinable (no feedback)

Host–Network Boundary Blurring

Distributed Storage Area Networks

- System area network for CPU access to disk storage
  - using SAN network architectures and protocols
- Remote access to storage over long distance
  - LAN, MAN, WAN access over IP
    - iSCSI: Internet SCSI
    - FCIP: fibre channel over TCP/IP
Storage Area Networks

Example 6.1 iSCSI Background

- Internet distributed storage
  - based on SCSI (small computer systems interface)
    - T10 reference
    - standard interface for storage devices
- iSCSI (Internet small computer systems interface)
  - [RFC 3347, 3720]
- Session layer protocol

Storage Area Networks

Example 6.1 iSCSI Protocol Stack

Application → ADU → SCSI initiator → ADU → iSCSI session → ADU → TCP → ADU → I/O request/response

I/O device → ADU → SCSI device → ADU → iSCSI session → ADU → TCP → ADU → I/O device

I/O request/response → ADU → SCSI request/response

iSCSI protocol → ADU → iSCSI session → ADU → TCP → ADU → iSCSI session
Example 6.1 iSCSI PDU Format Overview

- BHS Header [48b]
  - basic header segment
- AHS (optional)
  - additional header segment
  - requests only
- Header digest (optional)
- Data segment
- Data digest

Diagram:

- Basic header segment: 48B
- Additional header segment (optional; variable number)
- Header digest (optional digest)
- Data segment (optional)
- Data digest (optional)